CHAPTER 4 - RELIABILITY TESTS AND RELIABILITY PREDICTION 4

SONY

CHAPTER 4 - RELIABILITY TESTS AND RELIABILITY PREDICTION

4.1	Approach Toward Reliability1				
4.2	What a	ire Reliabili	ity Tests	121	
	4.2.1	Reliability	y Test Significance and Purpose	121	
	4.2.2	Reliability	y Test Methods	121	
	4.2.3	Failure C	riteria	126	
4.3	Accele	rated Life T	Fests	127	
	4.3.1	Purpose	of Accelerated Life Tests	127	
	4.3.2	Accelerat	tion by Temperature	127	
	4.3.3	Accelerat	tion by Temperature and Humidity		
	4.3.4	Accelerat	tion by Voltage		
	4.3.5	Accelerat	tion by Temperature Difference	129	
4.4	Reliabi	lity Evalua	tion by TEG		
	4.4.1	Test Elen	nent Group (TEG)		
	4.4.2	TEG for F	Reliability Evaluation		
		4.4.2.1	Process TEG		
		4.4.2.2	Circuit TEG	131	
		4.4.2.3	Bipolar Discrete TEG	131	
		4.4.2.4	Package Evaluation TEG	132	
	4.4.3	Reliability	y Evaluation Methods Using TEG	134	
		4.4.3.1	Wafer Level Reliability (WLR)	134	
4.5	Reliabi	lity Predict	ion		
	4.5.1	Semicon	ductor Device Failure Rate		
		4.5.1.1	Semiconductor Device Failure Regions	136	
		4.5.1.2	Initial Failures	137	
		4.5.1.3	Random Failures	139	
		4.5.1.4	Wear-out Failures	140	
	4.5.2	Accelerat	tion Theory	141	
	4.5.3	Stress Ac	cceleration Tests	143	
	4.5.4	Failure R	ate Prediction Case Studies	144	
4.6	Test Coverage151				
4.7	Reliability Related Standards152				

4.1 **Approach Toward Reliability**

With recent advances in the systematization, functions and performance of equipment, the social impact and damages produced by failures are increasing, and high reliability has come to be demanded of equipment. This means that even higher reliability is demanded of the individual components which comprise equipment. Large quantities of semiconductors are used in a single piece of equipment, and these semiconductors often handle the main functions of that equipment, so high reliability is extremely important.

Semiconductors themselves are also becoming more miniaturized and highly integrated, with larger-scale circuit configurations. In addition, as semiconductor functions and performance advance and evolve into system LSIs, ensuring semiconductor reliability has become a vital matter.

The failure rate is often used as a general index for representing semiconductor reliability.

Semiconductor failure rates have been said to trend as shown in Fig. 4-1. This graph shape resembles a bathtub, so it is called a bathtub curve. In addition, failures have been classified into the three regions of initial failures, random failures and wear-out failures according to the time of occurrence.

Initial failures:

These are failures which occur at a relatively early time after the start of use.

These failures are characterized by a decrease in the failure rate over time.

The main causes of initial failures are manufacturing or material defects.

Random failures:

These failures are said to occur at a fairly constant failure rate after the initial failure period until wear-out failures occur.

With the exception of software errors described hereafter, intrinsic random failures are often thought not to exist.

Wear-out failures:

These are failures caused by wear and fatigue, and occur due to the physical limits of the materials which comprise semiconductor devices.

The failure rate increases with time, and these failures are used to determine the life.

However, the thinking that intrinsic random failures do not exist is changing recently.

That is to say, intrinsically only initial and wear-out failures exist as shown in Fig. 4-2, and the period between the two is comprised of the fringes of each failure distribution. This approach states that the failure rate during this intermediate period can be reduced by carrying out improvements for initial and wear-out failure factors.

The Sony Semiconductor Network Company also places emphasis on initial and wear-out failures in semiconductor reliability.

Initial failure rate levels are confirmed during development and design, and screening conditions are set as necessary to prevent defective products from escaping to the market.

In addition, semiconductor products are checked using accelerated tests to ensure that they have sufficient life so that wear-out failures do not occur during the normal usage period.





Fig. 4-1 Conventional Bathtub Curve

Fig. 4-2 Bathtub Curve Excluding Random Failures

4.2 What are Reliability Tests

4.2.1 Reliability Test Significance and Purpose

As defined under JIS Z 8115 (Reliability Terminology), "Reliability Test" is the general term for reliability determination tests and reliability compliance tests. In other words, reliability characteristics values (failure rate, reliability, average life, MTTF, etc.), which are scales representing the time-dependent quality of products, are estimated and verified statistically from the test data. These tests also play an important role in improving reliability by analyzing failures which occur during tests and clarifying these failure mechanisms. Reliability tests provide the greatest effects when statistics and failure physics function reciprocally.

Specific purposes of reliability tests are as follows.

- (1) Product reliability assurance
- (2) Evaluating new designs, components, processes and materials
- (3) Investigating test methods
- (4) Discovering problems with safety
- (5) Accident countermeasures
- (6) Determining failure distributions
- (7) Collecting reliability data
- (8) Reliability control

In addition, reliability tests are classified under various names according to the test format, purpose, method of applying stress, and other factors.

4.2.2 Reliability Test Methods

Reliability test items, conditions and other factors are determined based on customer needs for reliability, by clarifying the environmental and time conditions under which devices will be used and the failure definitions. It is also important to select test methods which are as standardized as possible in consideration of test reproducibility, cost effectiveness, data compatibility and other factors. The Sony Semiconductor Network Company has carried out tests centering on the JIS and MIL standards, and also performs reliability tests which support EIAJ, JEDEC and other standards as well.

Table 4-1 shows examples of standard reliability test items and methods used by the Sony Semiconductor Network Company.

Table 4-1	List of Standard Reliability Tests (IC)

Test item	Conditions	Failure criteria	Standard time
Soldering heat resistance [SMD]	Method 1: Solder bath dipping method at 260 ± 2 Method 2: Infrared reflow heating method at 260 max • Perform baking and moisture absorption at each of the conditions prescribed in the individual standards before heating. The time from baking to moisture absorption shall be 5 minutes or less, and the time from moisture absorption to reflow or solder dipping shall be 2 hours or less. • In method 1, solder dip the entire sample one time. • The dipping time for method 1 shall be 10 ± 1 s. • In method 1, perform flux dipping before solder dipping. (using rosin-based active flux) • In method 2, heating shall be performed three times as standard based on the reflow temperature profile prescribed in the individual standards. [Baking moisture absorption heating heating] • In method 2, place the sample on a dedicated ceramic holder for heating. Temperature profile • In method 2, place the sample on a dedicated ceramic holder for heating. Temperature profile • In method 2, place the sample on a dedicated ceramic holder for heating. Temperature profile • In method 2, place the sample on a dedicated ceramic holder for heating. Temperature profile • In method 2, place the sample on a dedicated ceramic holder for heating. • In method 2, place the sample on a dedicated ceramic holder for heating. • In method 2, place the sample on a dedicated ceramic holder for heating. • In method 1 for heating area • In to 4 /s • In the solution of the sol	Significant delamination shall not be confirmed through scanning acoustic tomography. External and internal cracking shall not be confirmed through external visual inspection and cross section polishing inspection. Failures shall not occur in continued reliability tests.	
Soldering heat resistance [non-SMD]	Solder dip the prescribed part of the sample according to any one of the following methods. Solder temperature[] Dipping time [s] Lead 260 ± 2 10 ± 1 dipping only 350 ± 10 $3.5 \pm 0.5 *$ Dipping to 260 ± 2 10 ± 1 Dipped part Less than 1 mm 1 to 15 mm from Less than 1 mm the sample bottom Example) 8-pin DIP • The soldering iron may directly contact the sample pins. (*) • Dip the sample in rosin-based flux (active) before solder dipping. • There is no particular need for moisturizing. • There is no particular need for moisturizing.	The electrical characteristics prescribed in the individual specifications shall be satisfied.	

Test item	Conditions	Failure criteria	Standard time
High temperature bias (HTB)	 Set the sample to the prescribed operating status under the following high temperatures. [Ambient temperature] A: 150 ± 5°C B: 125 ± 5°C High temperature operation circuits (figure) shall be prescribed individually. The ambient temperature shall be prescribed separately when the junction temperature (Tj) exceeds the rated value. The preconditions shall be prescribed individually when necessary. 	The electrical characteristics prescribed in the individual specifications shall be satisfied.	1000h
Low temperature bias (LTB)	 Set the sample to the prescribed operating status under the following low temperature. [Ambient temperature] -65 ± 5°C Low temperature operation circuits (figure) shall be prescribed individually. The preconditions shall be prescribed individually when necessary. 	The electrical characteristics prescribed in the individual specifications shall be satisfied.	1000h
Temperature humidity bias (THB)	After performing the soldering heat resistance test as the preconditions, continue and supply power to the sample under the following high temperature and high humidity.	The electrical characteristics prescribed in the individual specifications shall be satisfied.	1000h
Pressure Cooker Test (PCT)	After performing the soldering heat resistance test as the preconditions, continue and expose the sample to the following high temperature, high humidity and high pressure.Temperature [°C] 121 ± 3 Humidity [%RH] $100\frac{+9}{3}$ Vapor pressure [Pa] $2.03 \times 10^5 \pm 10\%$	The electrical characteristics prescribed in the individual specifications shall be satisfied.	96h
Highly- accelerated temperature and humidity stress test (HAST)	After performing the soldering heat resistance test as the preconditions, continue and supply power to the sample under the following high temperature, high humidity and high pressure.	The electrical characteristics prescribed in the individual specifications shall be satisfied.	

Table 4-1	List of Standard	Reliability	Tests (IC)
	List of Standard	Rendonity	10313 (10)

2/5

Test item			Conditi	ons		Failure criteria	Standard time
Thermal shock (TS)	After perfe preconditi Repeatedl changes in	orming the ions, contin ly subject th n the liquid	soldering h ue and perf le sample to phase as sh	The electrical characteristics prescribed in the individual specifications shall be satisfied.	100 cycles		
		Order	1	2	_		
			-65±5℃	150±5℃	_		
		Time [min]	5	5			
	 Start from The temp The med [Electron 	m room ten perature tra lium shall b lics test grad	nperature to nsition time e Perfluoro de D02 TS]	o the low ten e shall be 10 polyether (C	mperature side.) s or less. GALDEN ^R).		
Temperature cycle (TC)	After performing the soldering heat resistance test as the preconditions, continue and perform this test. Repeatedly subject the sample to sudden temperature changes in the gaseous phase as shown in the table below. 1) Plastic molded packages				The electrical characteristics prescribed in the individual specifications shall be satisfied.	100 cycles	
	Order	1	2	3	4		
		-65±5℃	Room temperature	150±5℃	Room temperature		
	Time [min]	30	5+0	30	5 ⁺⁰		
	• Room temperature here indicates 25 ± 15 °C.				°C.		
	2) Flip chi	ps and chip	size packaç	ges (CSP)		The electrical characteristics prescribed in the individual specifications	
		Order	1	2			
			-25±5℃	125±5℃	;	shall be satisfied.	
		Time [min]	10	10			
	Note) For flip chips and CSP, the prescribed temperature shall be the sample surface temperature (T _s). For other conditions, the prescribed temperature shall be the temperature inside the test tank near the blow-off opening (T _a).			perature shall be ther conditions, mperature inside).			
	3) Ball grid arrays (BGA)					The electrical characteristics	
		Order	1	2		prescribed in the individual specifications	
			0 ± 3℃	125±5℃			
		Time [min]	15	15			

Table 4-1 List of Standard Reliability Tests (IC)

3/5

Table 4-1	List of Standard	Reliability	/ Tests	(IC)
-----------	------------------	-------------	---------	------

Test item		Condition	s	Failure criteria	Standard time
Lead strength	1) Tensile streng Apply the pre direction for 7	gth scribed tensile force 10 ± 1 s.	There shall be no pin severance, breakage or other mechanical damage.		
	 This test does lead-less pack The load value the pin cross-s 	not apply to packag ages. shall be prescribed sectional area and w			
	2) Bending stren Hold the sample so the tip of the pin. Ro period of 2 to 3 s. Co that the lead pin is fa pins), and then retur	ngth that the pin lead-out axis is ve tate the sample 90° and then ount this as one time. Next, rot acing 90° in the opposite direc n it to the original position. Co	There shall be no pin severance, breakage or other mechanical damage.		
	 The load value sha sectional area and This test shall be p The bending test s The twisting strength 	all be prescribed separate d wire diameter. berformed two times. shall not apply to SMD. gth test is not prescribed			
Solderability	Dip the sample (up to 30 × mag the judgment po	pins into a solder ba gnification) the degr ortion. Solder plated	ath and visually judge ree of solder adhesion to	95% or more of the judgment portion shall be smoothly covered with solder, and	
	Solder		Sn/Pb : 230 for 3 s	pinholes, voids and other defects shall not be	
	temperature		Sn/Ag/Cu: 245 for 3 s	clustered in a single location or exceed 5% of	
	Dipping time		3 ± 0.5	the entire judgment area.	
	Preconditions	→	105 100%RH 4h		
	 The valid judgr for each pin sh *Sony specificat 	ment portion shall b ape. tion palladium PPF	e prescribed individually		
Electrostatic	1) Machine Mod	del (C = 200 pF, R = 0)	According to the	
strength	• The number of discharge curr	applications shall b ent waveform shall	e 1 time each, and the be prescribed separately.	individual specifications.	
	2) Human Body	Model (C = 100 pF,	R = 1.5 k)	According to the	
	 The number of The discharge separately. 	applications shall b current waveform sl			
	 Charged Devi Maintain the voltage value tested to a dis Carry out this 	ice Model potential of all the s via resistors, then o scharging metal obj procedure for each	According to the individual specifications.		
	 All sample pins The number of The discharge of 	shall be tested. discharges shall be o current waveform sha	ne time per test pin. Il be prescribed separately.		

4/5

Table 4-1	List of Standard	Reliability	Tests	(IC)
-----------	------------------	-------------	-------	------

Test item	Conditions	Failure criteria	Standard time
Latch-up	 Pulse current injection method Apply the supply voltage to the sample, fix the input pins to high or low, leave the output pins open, and then apply the prescribed constant current pulse to the test pin. Measure the supply current fluctuation at this time to determine whether latch-up has occurred. The trigger pulse current waveform shall be prescribed separately. The tatch-up failure criteria current value shall be prescribed individually. The tested pins shall be all pins other than power supply, GND and NC pins. The trigger pulse shall be applied one time per test current value. 	According to the individual specifications.	
	 2) Power supply overvoltage method Apply the supply voltage to the sample, fix the input pins to high or low, leave the output pins open, and then raise the supply voltage value to the trigger pulse voltage value. Measure the supply current fluctuation at this time to determine whether latch-up has occurred. The trigger pulse shall be applied one time. The latch-up failure criteria current value shall be prescribed individually. The trigger pulse voltage waveform shall be prescribed separately. 	According to the individual specifications.	

4.2.3 Failure Criteria

When attempting to handle reliability characteristics values in a quantitative manner, it is important to clearly prescribe the operating environment and time-dependent conditions and the failure mode.

Conditions such as complete function failure or loss of important functions are generally easily clarified, but quantitative standards must also be set for drops in output, function deterioration and other failures occurring as gradual changes over time. In addition, failure criteria must take into account possible differences due to product users and customers.

The Sony Semiconductor Network Company states that in principle, electrical characteristics should be within the basic standard value range prescribed individually in the specifications for each product.

In this case, appropriate margins are set in the standard values themselves, so these do not indicate limit values at which products will absolutely fail as soon as these values are deviated from during actual use. In addition to standard values, there are also criteria which focus on the rate of change from the initial value. However, both types of criteria are set to detect changes and deterioration trends at an early stage, and to increase test efficiency. Table 4-2 shows example failure criteria for variable capacity diodes which are discrete semiconductors.

Item	Measurement conditions	Specification	Failure criteria
I _R (Leak current)	$V_{R} = 28V$	10 nA or less	USLX2 (Upper limit)
V _F (Forward voltage)	$I_F = 10 \text{mA}$		IVD×1.30
V _R (Reverse voltage)	I _R = 500 A	30 V or more	IVD ×1.20

Table 4-2 Example Failure Criteria

USL: Upper Specification Limit IVD: Initial value

5/5

4.3 Accelerated Life Tests

4.3.1 Purpose of Accelerated Life Tests

Innovations in semiconductor process technology are advancing at a blinding pace in recent years. Furthermore, given recent demands for shorter product development times, product reliability has been placed in the same situation as product development, and reliability characteristics must also be understood in a short time.

Based on these circumstances, accelerated life tests are methods for understanding reliability with the minimum sample size and the shortest test time. The JIS standard defines "accelerated tests" as "tests carried out under conditions more severe than standard conditions for the purpose of shortening the test time."

Conducting tests under these severe conditions makes it possible to predict market failure rates in a short time using few samples, thus reducing both the time and cost required to confirm reliability.

4.3.2 Acceleration by Temperature

Semiconductor life is extremely sensitive to temperature, so life acceleration by temperature is almost always used as an accelerated test.

This temperature stress-based reaction was standardized by Arrhenius, and the Arrhenius model is widely used to predict semiconductor product life.

This Arrhenius model formula is expressed as follows.

$$\tau = A \cdot \exp\left(\frac{Ea}{kT}\right)$$

Where, τ : Life Ea: Activation energy (eV) T: Absolute temperature (K)

A: Constant

k : Boltzmann's constant

The above formula shows that semiconductor life depends on the temperature to which the semiconductor is exposed. Accelerated tests which utilize this characteristic are called temperature acceleration tests.

However, some failures such as those caused by hot carrier effects (the phenomenon where high energy carriers generated by electric fields are captured by the gate oxide film) may have negative activation energy values. When accelerating these types of failures, the test effectiveness increases as the test temperature is reduced.

SONY

4.3.3 Acceleration by Temperature and Humidity

LSI are tested under high temperature and high humidity environments to understand semiconductor life when exposed to high temperature and high humidity.

The high temperature and high humidity bias test, pressure cooker test, highly-accelerated temperature and humidity stress test (HAST), etc. are generally used as accelerated tests for humidity.

Humidity is rarely applied as the sole accelerating factor to confirm moisture resistance, and instead a combination of temperature and humidity stress is generally applied. This is done to promote the reaction to humidity (water), and leads to increased acceleration of the humidity life.

The general formula for humidity-related life is expressed as follows.

 $\tau\!=\!A\boldsymbol{\cdot} P_{\mathrm{H20}^{-n}}$

Where, τ : Life A, n: Constants

There is still no standardized formula for humidity-related life, and each manufacturer evaluates accelerated life using their own characteristic constants.

Particularly with humidity acceleration, increasing the relative humidity to around 100% for acceleration purposes may cause condensation to form on the sample, making it impossible to determine the original moisture resistance life. Therefore, sufficient care must be given to temperature and humidity control.

4.3.4 Acceleration by Voltage

Voltage acceleration tests differ greatly according to the device characteristics (MOS, bipolar and other processes, and circuit configuration).

Voltage acceleration tests are said to be effective for MOS LSI, and are often used to evaluate the resistance of gate oxide films. However, voltage acceleration is said to be difficult for bipolar LSI. The voltage acceleration life is expressed as follows.

 $\tau = A \cdot \exp(-V \cdot \beta)$

Where, τ : Life A, β : Constants V: Voltage

4.3.5 Acceleration by Temperature Difference

Semiconductors are comprised of combinations of various materials, and the coefficients of thermal expansion of these materials also vary widely. The difference between the coefficient of thermal expansion of each material causes damage (internal force) to accumulate (or sudden breakdown) each time the device experiences a temperature difference, which may lead to eventual failure. Accelerated tests based on temperature differences are carried out to understand this life.

Temperature cycle tests which apply a greater temperature difference than those normally experienced by the device are effective as accelerated tests for evaluating damage caused by temperature differences. Temperature cycle tests refer to tests used to evaluate the device resistance when exposed to high and low temperatures, and also the resistance when exposed to temperature changes between these two temperature extremes. These tests allow confirmation of semiconductor product resistance to temperature stress in the market (for example, the temperature change experienced by a device mounted or left inside an automobile from daytime to nighttime, or when a device cools from high temperature due to self heating when the power is on to room temperature when the power is turned off).

Life related to these temperature differences has been modeled by Coffin-Manson, and is expressed as follows.

 $\tau = A(\Delta T)^m$ Where, τ : Life A, m : Constants

This formula shows that accelerated tests can be established for temperature cycle life by providing a large ΔT (temperature difference).

4.4 Reliability Evaluation by TEG

4.4.1 Test Element Group (TEG)

TEG are test patterns designed to allow evaluation of characteristics and shapes by cutting out and focusing on a certain section when testing with the actual device pattern is difficult.

The Sony Semiconductor Network Company performs evaluation using the dedicated TEG shown in Fig. 4-3 to confirm the basic reliability of structures and materials.



Fig. 4-3 TEG Types and Purposes

4.4.2 TEG for Reliability Evaluation

4.4.2.1 Process TEG

Reliability is evaluated in the process development stage using process TEG for each element process to start up and confirm basic reliability.

Evaluation items include gate oxide film reliability, transistor hot carrier degradation, wiring electromigration, stress migration, and so on. These items are evaluated in the assembled package and/or on the wafer.

Failure mechanism	TEG specifications
Electromigration	Wiring length and width Base grade differences Contact chain
Stress migration	Base grade differences Wiring length
Hot carrier	Transistors (gate length and width) Ring oscillators
Time-dependent dielectric breakdown (TDDB)	MOS capacitors (gate oxide film)

Table 4-3 Failure Mechanisms and TEG Specifications



Fig. 4-4 Electromigration Evaluation TEG (Wiring length and width)¹⁾

4.4.2.2 Circuit TEG

MOS IC in particular are becoming more complex with increasing circuit scales and mixed mounting of DRAM, and reliability evaluation using actual devices is becoming difficult.

Therefore, during the course of product development, dedicated circuit TEG are created for each logic, DRAM, analog and other circuit, and efficient reliability tests are conducted by dividing devices into elements.

For example, logic circuit reliability is evaluated using SRAM circuit TEG created with the same combination of block elements, and the design is modified to allow easy failure analysis and testing.

4.4.2.3 Bipolar Discrete TEG

When developing a new bipolar process, the reliability of each discrete block element comprising the IC is evaluated. The actual process reliability and problems when integrated into an IC can be understood at an early stage by carrying out this evaluation before IC reliability evaluation.

Discrete TEG include various types of transistors, resistors, capacitors, diodes and so on, and evaluation is possible in a short time by applying high temperature and high humidity bias voltages.

4.4.2.4 Package Evaluation TEG

(1) Development aim

The reliability of mold resin packages has been confirmed to decrease as the mounted chip becomes larger.

The Sony Semiconductor Network Company makes use of this tendency to develop and introduce package evaluation TEG (test element group) chips. These TEG chips allow evaluation with the maximum mountable chip size during new package development, and aim to shorten development and evaluation times and streamline these processes.

(2) TEG specifications

The failure mechanisms that must be confirmed when evaluating package reliability and the corresponding package evaluation TEG specifications are summarized in Table 4-4. In addition, Fig. 4-5 shows an actual layout image.

These TEG allow basic evaluation of package cracking, assembly performance, and the effects of various package-induced damage on chips.

Fa	ailure mechanism	TEG specifications	
Package cracking	Resin cracking, gold wire open connections and package expansion caused by the package size and mold resin moisture absorption characteristics	Evaluate at different sizes according to the chip size and package.	
Passivation film cracking	Metallic wiring corrosion and migration caused by filler attack, scratches and rubbing	Position wide aluminum wiring in the center of the chip, and check for electrical open or short defects between metallic wiring caused by damage to the passivation or interlayer films.	
Aluminum sliding	Metallic wiring open connections and migration caused by mold resin stress	Position aluminum wiring in the chip corners which are susceptible to resin stress, and check for electrical open or short defects between metallic wiring.	
Moisture penetration between layers	Wiring open connections, corrosion and ion contamination caused by the penetration of water between the passivation film and metallic wiring or between metallic wiring layers	Position aluminum wiring at the chip edges which are susceptible to moisture penetration and check for electrical open or short defects	
Chip cracking	Short circuit and leakage defects caused by chip cracking	between metallic wiring.	
Aluminum corrosion	Aluminum wiring corrosion caused by the penetration of water between the passivation film and metallic wiring or between metallic wiring layers	Remove the passivation film from a certain area and check for electrical open defects in the outermost layer of wiring in this area.	
Assembly fluctuation	IC characteristics fluctuation before and after encapsulation in mold resin	Position polysilicon resistors in the chip corners which are susceptible to plastic stress, and check the resistance value fluctuation. Also check the transistor operation.	
Bonding defects	Wire bonding conditions Cratering, purple plague and bonding peeling caused by the structure under the pad	Evaluate each of these items individually in the die bonding and wire bonding processes.	

Table 4-4 Failure Mechanisms and TEG Specifications



Fig. 4-5 Layout Image

(3) TEG

Photos 4-1(a) and (b) show enlarged photos of a TEG.

This chip employs multi-scribe lines, and the size can be changed in 0.3 mm increments.



(a) Entire chip

(b) TEG circuit block

Photo 4-1 Package Evaluation TEG

SONY

4.4.3 Reliability Evaluation Methods Using TEG

When evaluating the reliability of semiconductor devices, it is extremely difficult to narrow down reliability problems, particularly those rooted in processes, by evaluating complex integrated circuits such as products. Therefore, detecting reliability problems which may occur at the product stage as early as possible and providing feedback to design and the processes is absolutely essential for establishing high reliability processes and ensuring high product reliability.

Various methods are employed using TEG to quickly clarify failure mechanisms, calculate life prediction parameters, and evaluate mass production process stability, etc.

4.4.3.1 Wafer Level Reliability (WLR)

This method allows easy and speedy evaluation of process reliability at the wafer level for reliability tests using products assembled into packages and TEG.

(1) Features:

TEG are created beforehand for each conceivable failure mechanism, and evaluated using a dedicated measurement program. The advantages of this method are as follows.

- Large amounts of data can be acquired in a short time with the dedicated measuring system.
- The evaluation time can be shortened by carrying out high acceleration tests.
- The reliability of element processes can be evaluated without time-consuming failure analysis.

(2) Applications:

1 Process development stage

Possible applications as tools supporting the quick start-up of high reliability processes are as follows. (Examples)

- · Evaluation of process reliability before product and TEG reliability tests
- · Evaluation of reliability stability and variance during the course of process development
- Relative evaluation and confirmation evaluation when selecting processes, etc.

2 Production stage

Possible applications as tools for monitoring reliability in the production process are as follows. (Examples)

- · Preemptive detection of reliability problems
- Monitoring of process reliability stability at the production stage
- Go/No Go evaluation of production process changes, etc.

(3) TEG types:

Typical WLR TEG types are as follows. DRAM cell capacitor film reliability evaluation TEG Gate oxide film reliability evaluation TEG Electromigration evaluation TEG Stress migration evaluation TEG Hot carrier degradation evaluation TEG Process charge damage evaluation TEG, etc.

<References>

 "Standard Guide for Design of Flat, Straight-Line Test Structures for Detecting Metallization Open-Circuit or Resistance-Increase Failure Due to Electromigration", Annual Book of ASTM Standards, Vol.10.04 F1259 (1989).

4.5 Reliability Prediction

4.5.1 Semiconductor Device Failure Rate

In general, the semiconductor device failure rate distribution over time is governed mainly by the initial failure and wear-out failure rates as mentioned in section 4.1. This section provides a detailed description of the Sony Semiconductor Network Company's approach toward semiconductor device failure rates.

4.5.1.1 Semiconductor Device Failure Regions

Fig. 4-6 shows the time-dependent change in the semiconductor device failure rate. Like general electronic equipment, discussions on semiconductor device failure regions often classify failure regions into the three types of initial, random and wear-out failure regions. However, there is no clear definition for determining the boundary between these regions. When drawing time-dependent failure rate curves, the sum of the initial, random and wear-out failure rates can be thought to indicate the transition in the semiconductor device failure rate as shown in Fig. 4-6.

The reliability index used when discussing semiconductor device failure rates thus far has been the average failure rate (FIT value (10⁻⁹/device hours)) which follows an exponential distribution with the constant failure rate generally used for system reliability. However, semiconductor devices are manufactured by highly controlled processes, and the failure modes and degradation mechanisms have been clarified to a certain degree. Therefore, viewed in terms of failure mechanisms, randomly occurring failures which are thought to be due to failure modes are virtually nonexistent. Based on the symptoms and results of failure analysis, most failures occurring in reliability tests or in the market can be presumed to be initial failures caused by initial defects or wear-out failures. Therefore, the initial and wear-out failure rates are thought to be important indices in current failure rate prediction for semiconductor devices.



Fig. 4-6 Time-Dependent Change in Semiconductor Device Failure Rate

4.5.1.2 Initial Failures

The failure rate in the initial failure period is called the early failure rate (EFR), and exhibits a shape where the failure rate decreases over time. The vast majority of semiconductor device initial defects are caused by defects built into devices mainly in the wafer process. The most common causes of these defects are dust adhering to wafers in the wafer process and crystal defects in the gate oxide film or the silicon substrate, etc.

Most devices containing defects rooted in the manufacturing process fail within the manufacturing process and are eliminated as defective in the final sorting process. However, a certain percentage of devices with relatively insignificant defects may not have failed when making the final measurements and may be shipped as passing products. These types of devices which are inherently defective from the start often fail when stress (voltage, temperature, etc.) is applied for a relatively short period, and exhibit a high failure rate in a short time within the customer's mounting process or in the initial stages after being shipped as products. However, these inherently defective devices fail and are eliminated over time, so the rate at which initial failures occur decreases.

Eventually, when most of these defective devices have failed and been eliminated, the initial failure rate drops to a level which can be ignored. The failure rate at this stage decreases gradually as an extension of the initial failure rate, but since there are almost no failures, the failure distribution takes the appearance of a random failure region where failure rate does not change.

This property of semiconductor devices where the failure rate decreases over time can be used to perform screening known as "burn-in" where stress is applied for a short time in the stage before shipping to eliminate devices containing initial defects. Product groups from which devices with inherent initial defects have been removed to a certain degree by burn-in not only improve the initial failure rate in the market, but also make it possible to maintain high quality over a long period as long as these products do not enter the wear-out failure region.

(1) Methods for estimating the initial failure rate

Time-dependent changes in the initial failure rate can be estimated by processing failure data obtained by the burn-in study method using a Weibull probability distribution. Burn-in study refers to the method where burn-in is performed consecutively multiple times in a short period under highly accelerated conditions using a sample quantity on a scale which is certain to contain devices with inherent initial devices (normally several thousand to ten thousand pieces). After that the failure data for each measurement time is used to obtain the time-dependent changes in the initial failure rate.

When multiple initial failure rate data obtained through the burn-in study are applied to the following Weibull distribution failure distribution function,

$$F(t) = 1 - \exp\left\{-\left(\frac{t}{\eta}\right)^{m}\right\}$$

the values of shape parameters m and $ln(t_0)$ can be obtained from the regression line derived from the multiple data as shown in Fig. 4-7. (See Appendix 4-3.)

Furthermore, the cumulative initial failure rate up to the desired time in the market environment can be obtained from the burn-in study conditions and the market environment conditions. (Fig. 4-8)



Fig. 4-7 Regression Line Obtained from the Weibull Plot of the Burn-in Study Results



Fig. 4-8 Initial Failure Rate Curve and Cumulative Failure Rate up to Time t

(2) Determining the burn-in conditions

The screening (burn-in) conditions required to reduce the initial failure rate after shipment to the target value can be determined using the failure distribution function F(t) obtained from the burn-in study.

Labeling the burn-in time as t_0 and the coefficient of acceleration for the burn-in conditions and the market environment as K, the cumulative initial failure rate that can be eliminated by burn-in is given as $F(K \cdot t_0)$, and the new cumulative initial failure rate F(t) up to time t after burn-in can be obtained by the following formula.

 $F(t) = F(K \cdot t_0 + t) - F(K \cdot t_0)$

This relationship can be expressed in graph form as shown in Fig. 4-9.

The burn-in conditions are selected according to the combination of the acceleration conditions and time that will reduce this value to the target initial failure rate or lower.

Normally, initial defects which are the cause of initial failures occur at the highest rate in the initial stages of process development, and then decrease thereafter due to process improvements and process mastery. The initial failure rate decreases in proportion to these initial defects, so the burn-in time is reviewed as appropriate in accordance with process improvements.



Fig. 4-9 Initial Failure Screening by Burn-in

4.5.1.3 Random Failures

When devices containing initial defects have been eliminated to a certain degree, the initial failure rate becomes extremely small, and the failure rate exhibits a gradually declining curve over time. In this state, the failure distribution is close to an exponential distribution, and this is called the random failure period. The semiconductor device failure rate during this period is an extremely small value compared to the initial failure rate immediately after shipment, and is normally a level which can be ignored for the most part. Viewed in terms of failure mechanisms, there are extremely few semiconductor device failures that can be clearly defined as random failures. However, memory software errors and other phenomena caused by α rays and other high energy particles are sometimes classified as randomly occurring failure mechanisms.

When predicting semiconductor device failure rates, failures occurring sporadically after a certain long time has passed since the start of operation and failures for which the failure cause could not be determined are treated as random failures in some cases. However, most of these failures are thought to be devices containing relatively insignificant initial defects (dust or crystal defects) which fail after a long time, and should essentially be positioned on the initial failure rate attenuation curve. This type of failure rate cannot be estimated from the results of tests performed with few samples such as reliability tests.

There are also phenomena such as ESD breakdown, overvoltage (surge) breakdown (EOS) and latch-up which occur at random according to the conditions of use. However, these phenomena are all produced by the application of excessive stress over the device absolute maximum ratings, so these are classified as breakdowns instead of failures, and are not included in the random failure rate.

4.5.1.4 Wear-out Failures

Wear-out failures are failures rooted in the durability of the materials comprising semiconductor devices and the transistors, wiring, oxide films and other elements, and are an index for determining the device life (useful years). In the wear-out failure region, the failure rate increases with time until ultimately all devices fail or suffer characteristic defects. (Fig. 4-10)



Fig. 4-10 Wear-out Failure Rate Curve and Life

The main wear-out failure mechanisms for semiconductor devices are as follows.

- Electromigration
- · Hot carrier-induced characteristics fluctuation
- Time-dependent dielectric breakdown (TDDB)
- Laser diode luminance degradation

Semiconductor device life is defined as the time (or stress) at which the cumulative failure rate for the wearout failure mode reaches the prescribed value, and can be estimated using the results of reliability tests and test element group (TEG) evaluation. Semiconductor device life is often determined by the reliability of each element (wiring, oxide film, interlayer film, transistor) comprising the device, and these reliabilities are evaluated using discrete element TEG in the process development stage. These TEG evaluation results are incorporated into design rules in the form of allowable stress limits (electric field strength, current density, etc.) to suppress wear-out failures in the product stage and ensure long-term reliability. As a result, semiconductor devices experience almost no wear-out failures within the reliability test time (stress) range in the product stage.

(1) Life estimation method

Semiconductor device life can be obtained as follows based on the wear-out failure data generated by TEG evaluation and reliability tests. First linear regression is performed for the time-dependent cumulative failure rate using a Weibull probability distribution or logarithmic normal probability distribution, then the life is obtained from the time (or stress) at which the reference cumulative failure rate is reached and the acceleration multiple of the accelerated test conditions (Fig. 4-11).



Fig. 4-11 Failure Rate Prediction Method Using Weibull Probability Plotting Paper

4.5.2 Acceleration Theory

Semiconductors experience characteristics degradation and failure due to temperature, humidity and other external environmental conditions and stress such as heat generation, voltages and currents during operation, etc. This section derives acceleration factors from the basic formulas stating how life is affected by the size of each stress. Acceleration factors represent the ratio of the life in the customer's operating stress environment to the life in the reliability test, burn-in or other stress environment. For example, if the life in the customer's operating stress environment is 10 years and the life in the reliability test stress environment is 0.1 year, the acceleration factor is 10 years/0.1 years = 100 times.

(1) Temperature acceleration

Generally, most failure mechanisms are promoted by exposure to high temperatures. The life temperature acceleration factor K at this time can be obtained from the Arrhenius model using the following formula.

$$\mathbf{K} \equiv \frac{\tau_{\rm F}}{\tau_{\rm E}} = \exp\left\{\frac{\mathbf{E}a}{\mathbf{k}}\left(\frac{1}{\mathbf{T}_{\rm F}} - \frac{1}{\mathbf{T}_{\rm E}}\right)\right\}$$

Where, T_F : Market life T_F : Market operating temperature τ_E : Reliability test life T_E : Test temperature

SONY

(2) Acceleration factors other than temperature

The actual semiconductor life also changes according to stress factors other than temperature such as temperature and humidity, temperature and voltage, and temperature and current. These cases use the following life formula which adds another stress item to the above mentioned temperature item.

$$\tau = \operatorname{Aexp}(-\beta \cdot S) \cdot \exp\left(\frac{\operatorname{Ea}}{\operatorname{kT}}\right)$$

Where,

 β : Constant

S: Non-temperature stress

Note that the following formulas may be used, but these formulas are mathematically equivalent.

When
$$\gamma \equiv \beta / \ln(10)$$

 $\tau \propto 10^{-\gamma S} \cdot \exp\left(\frac{Ea}{kT}\right)$
When S'=exp(S)
 $\tau \propto S'^{-\beta} \cdot \exp\left(\frac{Ea}{kT}\right)$

Like the Arrhenius model, labeling the operating or storage stress as S_F, the reliability test stress as S_E, and the respective lives as τ_F and τ_E , the acceleration factor K is given by the following formula.

$$\begin{split} \mathbf{K} &\equiv \frac{\tau_{\mathrm{F}}}{\tau_{\mathrm{E}}} \\ &= \exp\{-\beta(\mathbf{S}_{\mathrm{E}} - \mathbf{S}_{\mathrm{F}})\} \cdot \exp\left\{\frac{\mathrm{Ea}}{\mathrm{k}}\left(\frac{1}{\mathrm{T}_{\mathrm{F}}} - \frac{1}{\mathrm{T}_{\mathrm{E}}}\right)\right\} \\ &= 10^{-\gamma(\mathrm{S}_{\mathrm{E}} - \mathrm{S}_{\mathrm{F}})} \cdot \exp\left\{\frac{\mathrm{Ea}}{\mathrm{k}}\left(\frac{1}{\mathrm{T}_{\mathrm{F}}} - \frac{1}{\mathrm{T}_{\mathrm{E}}}\right)\right\} \\ &= \left(\frac{\mathbf{S}'_{\mathrm{E}}}{\mathbf{S}'_{\mathrm{F}}}\right)^{-\beta} \cdot \exp\left\{\frac{\mathrm{Ea}}{\mathrm{k}}\left(\frac{1}{\mathrm{T}_{\mathrm{F}}} - \frac{1}{\mathrm{T}_{\mathrm{E}}}\right)\right\} \end{split}$$

Assuming $\beta_1 = \beta$, $S_1 = S$, $\beta_2 = \frac{Ea}{k}$, $S_2 = \frac{1}{T}$ the life formula can be transformed into a formula for general stress as follows.

$$\tau = \operatorname{Aexp}(-\beta_1 \cdot \mathbf{S}_1) \cdot \exp(-\beta_2 \cdot \mathbf{S}_2)$$

When there are n stress factors, an even more general formula is obtained.

$$\tau = \operatorname{Aexp}(-\beta_1 \cdot S_1) \cdot \exp(-\beta_2 \cdot S_2) \cdot \cdots \cdot \exp(-\beta_n \cdot S_n)$$

Labeling the operating or storage stress as S_{iF} (i = 1,..., n), the reliability test stress as S_{iE} (i = 1,..., n), and the respective lives as τ_F and τ_E , the acceleration factor is given by the following formula.

$$\mathbf{K} \equiv \frac{\tau_{\rm F}}{\tau_{\rm E}} = \exp\{-\beta_{\rm I}(\mathbf{S}_{\rm 1E} - \mathbf{S}_{\rm 1F})\} \cdot \cdots \cdot \exp\{-\beta_{\rm n}(\mathbf{S}_{\rm nE} - \mathbf{S}_{\rm nF})\}$$

4.5.3 Stress Acceleration Tests

In order to obtain acceleration factors, tests are carried out by varying stress and the acceleration factors are calculated based on these results.

Voltage acceleration is used here as an example.

Voltage acceleration is given by substituting n = 1 and voltage S = V to the general life formula.

$$\tau = \operatorname{Aexp}(-\mathbf{V} \cdot \beta)$$

If the constants A and β are known, the relationship between the voltage V and life τ can be clarified. Therefore, these constants can be calculated by experimentally obtaining the life at multiple voltages.

Taking the natural logarithm ln, the above formula can be transformed as follows.

$$\ln \tau = \ln A - \beta \cdot V$$

 β can be obtained from the slope when plotting this formula with the voltage V as the horizontal axis and the life τ as the vertical axis. (Fig. 4-12)



Fig. 4-12 Relationship between Voltage and Life τ

The life also contains variance which is not due to stress. This variance follows a Weibull or logarithmic normal distribution, but in consideration of the distribution with respect to individual stresses, η and μ are used in place of τ for the Weibull and logarithmic normal plots, respectively.

A typical stress acceleration test procedure is described below.

- (1) Perform the stress acceleration test.
- (2) Obtain the cumulative failure rate.
- (3) Draw the Weibull or logarithmic normal plots. Fig. 4-13 shows the plots for the four voltage conditions of V_1 , V_2 , V_3 and V_4 .
- (4) Read η or μ from the plots.
- (5) Plot the relationship between the stress and η or μ .
- (6) Read the constant from the plotted slope.
 In this voltage acceleration example, read β from the graph.
 (Fig. 4-14)
- (7) Obtain the acceleration factor.For example, the acceleration factor between the test voltage and the market voltage is as follows.

$$K = exp\{-\beta(V_E - V_F)\}$$

Where,

VE: Test voltage VF: Market operating voltage

(8) The acceleration factor is useful for determining the burn-in time or estimating the life.

4.5.4 Failure Rate Prediction Case Studies

(1) Estimation of hot carrier degradation life for a high speed CMOS logic IC Subject: C6 series (0.25 μm) logic IC with a system clock of approximately 600 MHz Failure mechanism: Drain avalanche hot carrier (DAHC)

$$\tau \propto V^{\text{-n}} \cdot exp \, \left(\frac{Ea}{kT}\right)$$

Where,

V: Supply voltage T: Temperature

$$\text{Acceleration factor} \quad K \!=\! \left(\frac{V_{\text{E}}}{V_{\text{F}}} \right)^{\!\!n} \cdot exp\! \left\{ \frac{Ea}{k} \left(\! \frac{1}{T_{\text{F}}} \!-\! \frac{1}{T_{\text{E}}} \! \right) \!\! \right\}$$

Where,

T_E: Test temperature T_F: Market operating temperature

Reliability test: Low temperature operation and high temperature operation tests with the system clock held constant at approximately 600 MHz regardless of the supply voltage and temperature









Fig. 4-15 shows the reliability test results.



Fig. 4-15 Logarithmic Normal Plot of Hot Carrier Failure

Logarithmically plotting both the average failure rate μ and the voltage V from this logarithmic normal plot yields the results shown in Fig. 4-16. The constant n which represents the voltage acceleration characteristics can be obtained from this slope.

n = 14.1

Regarding temperature acceleration, the activation energy Ea = -0.049 [eV] was obtained from the test results at T = -65 to +125 . At this point, the test acceleration characteristics are obtained as follows using the voltage acceleration factor for an actual IC operating voltage $V_F = 2.5$ V and reliability test condition $V_E = 3.5$ V, and the temperature acceleration factor for an actual IC operating temperature $T_F = 55$ and reliability test condition $T_E = -65$.

$$K = \left(\frac{V_{E}}{V_{F}}\right)^{14.1} \cdot \exp\left\{\frac{\cdot 0.049}{k} \left(\frac{1}{T_{F}} - \frac{1}{T_{E}}\right)\right\}$$
$$= 312 \text{ times}$$



Fig. 4-16 Hot Carrier Voltage Acceleration Characteristics

The failure rate graph under actual operating conditions can be obtained by multiplying the average life μ obtained from the logarithmic normal plot of the test results at T = -65 °C and V = 3.5 V with the acceleration factor K = 423 times, and drawing a straight line with the same slope through this value. (Fig. 4-17) The life t₅₀ at which half of these devices will fail can be estimated from this graph as 1.8 × 10⁵ [h] = 20.5 years.



Fig. 4-17 Logarithmic Normal Plot of Hot Carrier Failure

(2) Estimation of BGA thermal stress reliability life

Subject : BGA package for system LSI

Failure mechanism : BGA wiring substrate open connection failure caused by cracking when thermal stress is applied to the semiconductor mold resin

$$\tau \propto f^{m}(\Delta T)^{\text{-n}} exp\left(\frac{Ea}{kT_{max}}\right)$$

Where,

 ΔT : Temperature difference n, m: Constants

Assuming the stress to be dependent only on the temperature difference ΔT ,

 $\tau \propto (\Delta T)^{-n}$

Accordingly, the acceleration factor K is:

$$K \!=\! \left(\!\frac{\Delta T_{\text{E}}}{\Delta T_{\text{F}}}\!\right)^{\!\!n}$$

Where

 ΔT_E : Test temperature difference ΔT_F : Market temperature difference

Reliability test : Temperature cycle test with varying temperature differences ΔT Fig. 4-18 shows the reliability test results.



Fig. 4-18 BGA Package Temperature Cycle Test Results¹⁾

Logarithmically plotting both the life η and the temperature difference ΔT from this Weibull plot yields the results shown in Fig. 4-19. The constant n which represents the temperature acceleration characteristics can be obtained from this slope.

n = 4.9

The acceleration factor for market condition $\Delta T_F = 50$ °C and test condition $\Delta T_E = 150$ °C is as follows.

$$K = \left(\frac{\Delta T_{E}}{\Delta T_{F}}\right)^{49}$$

= 217 times
$$\begin{pmatrix} (t) \\ g \\ g \\ 1000 \\ 100 \\$$



In addition, the actual operating environment life t_{50} is given as follows by multiplying the t_{50} value obtained from the test results at $\Delta T = 150^{\circ}C$ by the acceleration factor K.

 $t_{50} = 2700 \text{ cycles} \times 217 \text{ times} = 5.9 \times 10^5 \text{ cycles}$

These results correspond to a life of approximately 1,000 years or more assuming the usage where the product is turned on and off one time per day.

(3) Estimation of DRAM fuse moisture resistance life

Subject : 0.35 µm generation DRAM

Failure mechanism : Memory device fuse circuit element corrosion

 $\tau \propto P_{\rm H_2O}{}^{-n}$

Where, P_{H2O}: Steam pressure

Acceleration factor $K = \left(\frac{P_E}{P_F}\right)^n$

Where,

P_E : Test steam pressure P_F : Market storage environment steam pressure

Reliability test : Pressure cooker test using three different steam pressures Fig. 4-20 shows the reliability test results.



Fig. 4-20 Weibull Plot for Fuse Corrosion Failure

Reading the parameter η from the Weibull plot in Fig. 4-20, the steam pressure acceleration characteristics constant n can be obtained from the relationship between the average life η and the steam pressure shown in Fig. 4-21.

n = 2.82

When the actual operating environment conditions are 30°C and 85% RH, the steam pressure is $P_F = 3.606 \times 10^3$ Pa, so the acceleration factor at the test condition $P_E = 2.03 \times 10^5$ Pa is given as follows.

$$K = \left(\frac{P_{E}}{P_{F}}\right)^{2.82}$$
$$= 8.74 \times 10^{4} \text{ times}$$

In addition, the life t_{50} in the actual operating environment is given as follows by multiplying the t_{50} value obtained from the test results at PE = 2.03×10^5 Pa by the acceleration factor K.

 $t_{50} = 1.23 \times 10^3 \times 8.74 \times 10^4 = 1.08 \times 10^8$ hours = 12,300 years

These results show that the life is semi-permanent even for storage at the high temperature and high humidity of 30 $^{\circ}$ C and 85% RH.



<References>

 Shiraishi et al., "Investigation of a Life Model in Temperature Cycle Evaluation of BGA Packages", Preliminary Manuscripts for the 9th RCJ Reliability Symposium, pp.43, (1999).

4.6 Test Coverage

Test coverage generally refers to the random gate test quality, and is defined as follows.

Test coverage [%] = $100 \times$ Number of detected failures/Total number of failures

The number of failures here is normally the number of failures hypothesized by the simple degenerative failure model. The degenerative failure model is a failure model which simplifies various real failures into the two types of short circuits with GND (0 degenerative failures) and short circuits with V_{DD} (1 degenerative failures). The simple degenerative failure model is a further simplified model which assumes that these degenerative failures exist at only one location within a circuit. This simple degenerative failure model is used for failure simulations and automatic test pattern generation (ATPG) using scan path test facilitating designs. These simple degenerative failures assume that there are two 0 degenerative failures and two 1 degenerative failures in each of the input/output pins of all gates. This total number is used as the total number of failures, and of these the tested failures are used as the number of detected failures.

A different type of test coverage can be considered for memory cells and analog elements, etc.

In contrast to random gates, memory cells have a regular and highly integrated structure, and are designed using transistors and wiring. Therefore, test patterns which hypothesize more specific failures and have a test coverage of 100% are designed and used. Well-known test patterns of this type include matching patterns and checkerboard patterns.

When LSI manufacturers create test patterns using memory test facilitating designs (direct access from the chip pins, build-in self test (BIST), etc.), the test coverage need not be taken into account.

There is also no concept of test coverage for analog elements. This is because analog elements generally have irregular structures and are designed using various transistors and wiring, which makes simplifying potential failures or focusing on particular failures difficult. Therefore, analog elements are tested based on their individual specifications.

In addition to test coverage, the process yield is also related to LSI quality. Even with the same test coverage, higher quality can generally be obtained by manufacturing with a high yield process than a low yield process. Stated another way, when using the latest processes, test facilitating designs (scan path, memory build-in self test, etc.) should be actively applied to increase the test coverage as much as possible.

4.7 Reliability Related Standards

There are numerous standards related to semiconductor device reliability, and these standards can be broadly classified as shown in Table 4-5. Among these standards, activities have increased recently toward the adoption of international standards from the viewpoint of eliminating import-export barriers and technical obstacles for international trade. The Sony Semiconductor Network Company is an active participant in various standardization committees both domestically and in the U.S. and Europe, and promotes vigorous standardization activities.

International standards	ISO, IEC
Regional	CEN, CENELEC (Europe)
National	
National	IIS (Japan) ANSI (U.S.) BS (England) ····
standards	
Public agency	
standards	MIL (U.S. Department of Defense),
Industry	
standards, etc.	EIAJ, JASO, RCJ, EIA/JEDEC, UL, ···

	Table 4-5	Reliability	Related	Standards
--	-----------	-------------	---------	-----------

ISO: International Standard Organization

IEC: International Electrotechnical Commission

JIS: Japanese Industrial Standard

BS: British Standard

MIL: Military Standard

EIAJ: Electronic Industries Association of Japan

RCJ: Reliability Center for Components of Japan

JEDEC: Joint Electron Device Engineering Council

EIA: Electronic Industries Association

UL: Underwriters Laboratories

ANSI: American National Standards Institute

CEN: Comite Européen de Normalisation

CENELEC: Comite Européen de Normalisation Électrotechnique

JASO: Japanese Automobile Standards Organization

(1) IEC (International Electrotechnical Commission)

IEC was founded in 1908 as a private nonprofit foundation based on the Swiss Civil Code. However, it has currently reached a status where it is treated roughly on a par with the United Nations as an international standards organization, and is acknowledged as a world standard even in the Agreements of the World Trade Organization (WTO) technological Barrier for Trade (TBT).

IEC's stated purpose is to "promote international cooperation related to standardization in the electric and electronic technology fields, and to work toward a mutual international understanding." IEC establishes standards for terminology, symbols, ratings, various test methods and other items for all electric and electronic fields except information technology.

IEC has established technical committees (TC) and affiliated sub committees (SC) for each technical field, and institutes standards based on an "international consensus" after years of phased deliberations. The IEC organization diagram is shown in Table 4-6.



 Table 4-6
 IEC (International Electrotechnical Commission) Organization Diagram

SONY

Note that only one representative organization per country is qualified for IEC membership. In Japan this is the Japan Industrial Standards Committee (JISC) established under the Industrial Standards Act. The Standards Department of the Agency of Industrial Science and Technology, Ministry of International Trade and Industry serves as the JISC Secretariat.

Examples of IEC standards related to reliability are shown in Table 4-7 below.

IEC60695	Fire resistance testing methods for general parts
IEC60068	Environmental testing methods for general parts
IEC60747	Specifications by semiconductor device type
IEC60748	Specifications by semiconductor integrated circuit type
IEC60749	Mechanical and weather resistance testing methods for semiconductor devices

Table 4-7 IEC Standards

(2) EIAJ (Electronic Industries Association of Japan)

EIAJ is an industry body established in 1948 which deliberates and establishes standards to promote smooth business transactions in the fields of consumer and industrial use electronic equipment, electronic parts and devices. Together with the Japan Electronic Industry Development Association (JEIDA) and Japan Electrical Manufacturers' Association (JEMA), EIAJ activities fulfill essential standardization functions domestically within Japan. In addition, EIAJ promotes activities to advocate EIAJ standards (drafts) as IEC standard proposals, and functions as a liaison with EIA, JEDEC and other related overseas committees. The Sony Semiconductor Network Company is an active participant in various EIAJ committees, and deploys standardization activities.

JIS standards (JIS C 7021, 7022) concerning semiconductor device reliability were abolished in 1997, and currently EIAJ is the Japanese domestic standard which is most often used as a reference for determining actual test methods, etc. These contents are also extremely practical, and could be called advanced. Table 4-8 shows the EIAJ standards concerning semiconductor reliability.

ED-4701 (1992)	Environmental and durability testing methods for semiconductor devices
ED-4701-1 (1994)	Environmental and durability testing methods for semiconductor devices Supplement 1) ESD breakdown test (Human Body Model), etc.
ED-4701-2 (1995)	Environmental and durability testing methods for semiconductor devices Supplement 2) Solderability test and other revisions
ED-4701-3 (1997)	Environmental and durability testing methods for semiconductor devices Supplement 3) ED-4701 revision
ED-4701-4 (1998)	Environmental and durability testing methods for semiconductor devices Supplement 4) Soldering heat resistance test (SMD)
ED-4702 (1992)	Mechanical strength testing methods for surface mounted semiconductor devices
ED-4703 (1994)	Process internal evaluation and structural analysis methods for semiconductor devices
ED-4703-1 (1995)	Process internal evaluation and structural analysis methods for semiconductor devices Supplement 1) Scanning acoustic tomography (SAT), etc.
EDX-4702 (1994)	ESD breakdown testing methods for semiconductor devices (Preliminary) (Charged device model CDM/ESD)
EDR-4701B (1996)	Semiconductor device handling guide
EDR-4702 (1996)	Semiconductor device quality and reliability testing method and standard comparison table

Table 4-8 EIAJ Standard Types

KGD: Known Good Die

EDR-4703 (1999)

(3) JEDEC

JEDEC is equivalent to the U.S. Electronic Industries Alliance (EIA) division concerned with semiconductor devices, and both JEDEC and EIA are affiliated with the American National Standards Institute (ANSI).

Quality assurance guidelines for bare dies including KGD

JEDEC spans a wide range of fields including JESD22 which summarizes various environmental testing methods, JESD78 which describes latch-up testing methods, package outline specifications, packing magazine specifications, statistical process control (SPC), etc.

(4) Standards comparison table

Table 4-9 shows part of a table comparing the reliability testing methods of major standards (including Sony Semiconductor Network Company standards).

1/5	JEDEC	JESD22-A104-A (1989)	 Condition selection A: -55 ⁺10 / 85 ⁺10 °C B: -55 ⁺10 / 125 ⁺10 °C C: -65 ⁺10 / 125 ⁺10 °C C: -65 ⁺10 / 150 ⁺10 °C 	E: -65 ±10 / 175 ±10°C E: -65 ±10 / 175 ±10°C G: -45 ±10 / 125 ±10°C H: -55 ±10 / 150 ±10°C	 Normal temperature exposure is not prescribed. Transition time: 1 minute or less The load temperature shall arrive at the prescribed temperature in 15 minutes or less. Exposure time: 10 minutes or more each 10 cycles or more at condition C unless otherwise specified Acceptance test: 100 cycles Certification test: 100 cycles
9 Reliability Test Standards Comparison Table	IEC	IEC60749 (1996-10) CHAPTER 3 1.1	 Minimum storage temperature (C) TA -65, -55, -40, -25, -10, -5, +5°C ±3°C in all cases Maximum storage temperature (C) TB 200, 175, 155, 125, 100, 85, 70, 55, 40, 30°C 	 Shelf time: th Shelf time: th 10 minutes when the sample temperature reaches the prescribed temperature in 3 minutes or less, 10 minutes from when the sample 	 temperature achieves equilibrium in all other cases. (The sample temperature shall achieve equilibrium in 20 minutes or less, in any case.) Transition time: t2 2 to 3 minutes or less (standard), 1 minute or less (automated equipment) 5 to 3 minutes or less (standard), 1 minute or less (automated equipment) 5 cycles 5 cycles The thermal time constants of the sample and carrier are taken into account. Electrical characteristics measurement + visual inspection of the exterior Air circulation speed inside the chamber: 2 m/s or more Absolute humidity inside the chamber: 20 g/m³ or less The time from when the sample is placed in the chamber until the temperature inside the chamber stabilizes shall be included in the shelf time, but shall comprise 10% or less of the shelf time.
	EIAJ	EIAJ ED-4701-3 (1997) Test method B-131A	• Tstg min~Tstg max • Allowable temperature difference 125℃ or more: ±5℃ Less than 125℃: ±5℃ -25℃ or more: ±5℃	Less than -25 C: ±5 C • Normal temperature (T _N): 5 to 35°C • The shelf time is selected according to the sample discrete mass (m).	m(g) a, c b, d 15 <m≦150< td=""> 30 minutes or more 5 minutes or less 150<m≦150< td=""> 30 minutes or more 30 minutes or less 150<m≦150< td=""> 40 minutes or more 30 minutes or less 150<m≤150< td=""> 60 minutes or more 30 minutes or less 1500<m< td=""> Prescribed individually a: Low temperature shelf time b, d: Transition time b, d: Transition time c: High temperature arrival time: t The longer of 5 minutes or 10% of a and c or the sample does not reach the storage temperature within the prescribed time, count the time from when the sample count the time from when the sample reaches thermal equilibrium. 5 cycles unless otherwise specified.</m<></m≤150<></m≦150<></m≦150<></m≦150<>
	Sony		 Condition selection (according to the product specifications) A: -65 ±5 / 150 ±5°C B: -55 ±5 / 125 ±5°C C: -40 ±5 / 100 ¹⁵/₅°C 	D: -30±5 / 85 ±5°C E: -30±5 / 75 ±5°C F: 0 ±5 / 125±5°C G: -25±5 / 125±5°C	 High/low temperature exposure time A to E: 30 minutes, F: 15 minutes, G: 10 minutes The shelf time includes the time from when the sample is placed in the chamber until the temperature inside the chamber stabilizes. Normal temperature exposure time A to E: 5.4 minutes FG: 2-zrone test (automatic damper opening and closing) The condition G test temperature is prescribed by the sample temperature is prescribed by the sample temperature he test are ablow-out opening. Normal temperature near the test area blow-out opening. Normal temperature (TN): 5 to 45°C 100 cycles unless otherwise specified Continue and perform the soldering heat resistance test. Electrical characteristics measurement
Table 4-				(əseyd snoə	Temperature cycle (Gase

SONY-

2/5	JEDEC	JESD22-A106-A (1995)	 Temperature condition selection (Condition C unless otherwise specified) A: -40^{±,20} ~ 85^{±10}°C B: 0^{±1}0² ~ 100^{±1}0°C C: -55^{±10}0 ~ 100^{±10}°C C: -55^{±10}0 ~ 125^{±10}°C D: -65^{±10}0 ~ 150^{±10}°C D: -65^{±10}0 ~ 150^{±10}°C Perfluorocarbon (Water for the high temperature side only of condition A) Liquid dipping time: 2 minutes or more (Water for the bigh temperature side only of condition A) Liquid dipping time: 2 minutes or nore (Transition time: Less than 10 s Transition time: Less than 10 s The lead shall reach the prescribed temperature in 5 minutes or less. If the number of interruptions is 10% or more of the total number of cycles, the test shall be repeated. 15 cycles at condition C 	
	IEC	IEC60749 (1996-10) CHAPTER 3 1.2	• Temperature condition selection (* unless otherwise specified) $0^{-2}_{-5} \sim -100^{-6}_{-5} C *$ $-55 \sim 125^{\circ} C$ $-65 \sim 150^{\circ} C$ $-200 \sim 150^{\circ} C$ -20	
arison Table	EIAJ	EIAJ ED-4701-3 (1997) Test method B-141A	Temperature condition selection (Condition A unless otherwise specified) A: 0 ⁺ 5 ~ 100 ⁺ 5 ° C Fresh water (city water) B: -55 ± 5 ~ 125 ± 5 ° C Appropriate medium C: -65 ± 5 ~ 150 ± 5 ° C D: -200 ± 5 ~ 150 ± 5 ° C E: T sig max ± 5 ~ T sig min ± 5 ° C E: T sig max ± 5 ~ T sig min ± 5 ° C D: -200 ± 5 ~ 150 ± 5 ° C D: -200 ± 5 ~ 150 ± 5 ° C D: -200 ± 5 ~ 150 ± 5 ° C D: -200 ± 5 ~ 150 ± 5 ° C D: -200 ± 5 ~ 150 ± 5 ° C D: -200 ± 5 ~ 150 ± 5 ° C D: -200 ± 5 ~ 150 ± 5 ° C D: -200 ± 5 ~ 150 ± 5 ° C D: -200 ± 10 ° O renore Dipping 5 minutes Transition 10 s or less 3 s or less Intee Out the low temperature and count from the low temperature side.	
9 Reliability Test Standards Comp	Sony		 -65±5~150±5°C GALDEN^R Do2 TS (Perfluoropolyether) Electronics test grade used Dipping time: 5 :-j.minutes Transition time: 10 s or less Standard 100 cycles Standard 100 cycles Start from the low temperature and count from the low temperature side. Continue and perform the soldering heat resistance test. 	
Table 4-			Thermal shock (Liquid phase)	

3/5	JEDEC	JESD22-A102-B (1991)	121 ± 1 100% RH 15 ± 1 psig*	¥ No bias ¥ Endurance time A: 24- ³ h B: 48 - ⁵ h C: 96 - ⁵ h D: 168 - ⁵ h E: 240 - ⁵ h F: 336 - ⁵ h F: 336 - ⁵ h F: 336 - 5
	IEC	N/A		
rison Table	EIAJ	N/A		
9 Reliability Test Standards Compa	Sony		121 ± 3 100 ±ፄ %RH 2.0 × 10 ⁵ ± 10% Pa	¥ No bias ¥ Continue and perform the soldering heat resistance test. ¥ Test time: 96, 240, 504 h
Table 4-9				Saturated Pressure Cooker Test (PCT)

4/5	JEDEC	JESD22-A110-B (1999) Highly-Accelerated Temperature and Humidity Stress Test (HAST)	Condition selection	110土2℃ 85土5%RH 1.2×10 ⁵ Pa 264. ⁵ h	130±2℃ 85±5%RH 2.3×10 ⁵ Pa 96± ⁸ h	 Power-on guidelines Minimum power consumption Apply to alternating pins as much as possible. 	 Apply a potential difference to the entire metal wiring. Apply the maximum allowable voltage. Continuous power-on when the thermal loss is 200 mW or less or when the die pad temperature rise is 10°C or less. Intermittent cycles at 50% duty (Power-on:Power-off = 1:1) 1 cycle period 1 cycle period
				Severity selection 408h, 192h, 96h	192h, 96h, 48h	96h, 48h, 24h	scribed
	IEC	EC 60749 (1996-10) CHAPTER 3 4C	Condition selection	A 110±2°C 85±55%RH 1.2×10 ⁵ Ра	B 120±2°C 85±5%RH 1.7×10 ⁵ Pa	C 130±2℃ 85±55%RH 2.3×10 ⁵ Pa	Voltage application if pre
		_ 0					tbed ually
irison Table	EIAJ	EIAJ ED-4701-3 (1997) Test method B-123A	Condition selection	A 110±2°C 85±5%RH 1.2×10 ⁵ Pa	B 120±2℃ 85±5%RH 1.7×10 ⁵ Pa	C 130±2°C 85±5%RH 2.3×10⁵ Pa	Voltage application if prescr Test time prescribed individ
Reliability Test Standards Compa	Sony			130土2°C 85土5%RH 2.3×10 ⁵ Pa	 Continue and perform the soldering heat resistance test. Voltage application (prescribed individually) 	• lest time: 200 h	
Table 4-9				ţsə	rre Cooker T	ırated Pressu	nteenU

5/5			ating ating y level	ŧ
	0	(1995)	* +15 s to 180 s) 6 /s or less e: 125 ± 25 utes hor more hor more harting: 15 n hartering: 15 n harterior 38h 38h 38h 38h 38h 38h 38h 38h	measureme
	JEDE	A-112-A	provisions rature: 220 ore for 120 e gradient emperatur inne: 2 min error 120 for 241 for 241	racteristics
		VJESD22-	emperature Peak temper Heating time Temperatur Preheating t Preheating t Preheating t Preheating t Preheating t Preheating t aking: $125_{15}_{15}_{15}_{16}_{16}$ eating to he eating to he eating to he eating to he eating to he (0 30 60) 30 60) 30 60) 30 60) 30 60 result inspec canning acc canning acc	lectrical cha
		EIX	ک (بُلُ ۲	•
			0 ± 10 tres nple surface ing (IR reflov ing (IR reflov not prescrib	
	IEC	10)	visions ± 1s erature: 15(erature: 15(1 to 2 minu- e is the sam- king at less at 125 is r fitions 1 168 h 1 168 h 1 24 h 2 4 h 2 4 h asurement asurement	
		49 (1996- ER 2 2.3	rature prov emperature i o ating temp ating temp ating temp emperature.) + Moisturi: + Moisturi: + Moisturi: a 30%RH rizing cond rizing co	
		IEC6074 CHAPTI	 Tempe Tempe Peakting Prehe. Prehein Prehein Prehein The target Masturg A 855 B 855 C 855	
		l bo	ig air reflow 2,000 mm ³ 2,000 mm ³ 2,000 mm ³ 30 s 30 s Heating (2 times) times) times) times b or tis sscribed by oducts	68 ± 24h 36 ± 24h 68 ± 24h 68 ± 24h
	۲J	8) 3B meth	ns (includin ure: $235 \div 5$ 0 ± 3 s $re: 235 \div 5$ $re: 235 \div 5$ $re: 230 \div 5$ re: 2,000 mr re: 2,000 mr	5%RH、1 // 3 5%RH、1 5%RH、1 e exterior nography (9
le	EI/	01-4 (199 od A-13:	re provision ting time: 1 ing time: 1 ing time: 1 ing time: 1 140 to 160 140 to 160 olaturizing indexup intervals sorption to sorption to sorption to sorption to sorption to sorption to sorption to sorption to sorption to neating. Un	 65 ± 5 85 ± 5 85 ± 6 85 ± 6 85 ± 6
son Tab		IAJ ED47(est meth	Temperatur hearting) -A - Peak San San San - Heari San Sar Sar Sar Sar Sar Sar Sar Sar Sar Sar	A 85±2 B 85±2 Visual inspe Scanning ad
Compari		ш⊢	aged ••••••••••••••••••••••••••••••••••••	
ndards (* * ating + Heat ating + Heat ion: 5 minu ion: 3 h or frior: 3 h or proof pack proof pack ach packag arior phy (SAT)	
Fest Sta	Sony		visions rre: 260 m perature: 1 ard) 4 for 24 h for 24 h for 24 h ard) for 24 h re absorpt tion to hea tion to hea ure absorp tion to hea to moisture to moisture to or the extrion servation	
iability T			erature pro- termperature pro- eating term 3 + Moistuu 9 + Moistuu 3 + Moisture 9 to moistu- 9 to moisture 9 to moisture 10 to	
4-9 Reli			 Temp Prehp Prehatin Presking Bakin Bakin Bakin Bakin Bakin Procee Bakin Proceive Presc Visual Scann Cross 	
Table			Soldering heat resistance (SMD) (IR reflow)	

SONY-